Staff Semiconductor Engineer, Power Modeling & Architecture

Show job

Staff Semiconductor Engineer, SoC Power Architecture & Modeling

We are Aptiv - a global technology company with 190,000 specialists in 46 countries. We develop innovative software and build the hardware to bring autonomous driving cars, advanced driver-assistance systems, connected vehicles and smart cities to life in a way that only we can. We work in partnership with almost all car manufacturers. Our sensors, systems and software can already be found in almost all passenger cars today.

With our deep domain expertise, Aptiv is developing solutions that solve our customers' toughest challenges. We are enabling the transition to software-defined vehicles supported by electrified and intelligently connected architectures – which will combine to power the future of mobility.

Aptiv’s custom silicon management group provides critical custom Silicon for all Aptiv products including Autonomous Driving, ADAS, Infotainment, Zonal Control, and others. This team translates the system requirements of Aptiv’s next-generation products into the SOC/IC requirements and architectural design, then commissions external SOC/IC design partners to develop those products for Aptiv and manages the technical execution of the SOC/IC development.

We are looking for a staff semiconductor design engineer to work closely with multiple Aptiv engineering teams who are focused on the development of Aptiv’s future generation of products.

This role is based in Aptiv’s Bangalore, India office and will interface closely with Aptiv teams in California, USA and Germany.  To facilitate collaboration with Aptiv’s US/EU teams this role’s regular working hours will include at least 7:30-10:30pm on workdays.

Your Role:

  • · Work with SoC architects to develop SoC power modeling tool and analyze SoC power for different use cases during the SoC architecture definition phase.

    · Analyze SoC use case power on a SoC prototyping platform during the architecture implementation phase.

    · Evaluate the power efficiency of the overall SoC architecture and critical IPs for architecture trade-offs.

    · Analyze and monitor power estimates from power analysis tools throughout the SoC design process to achieve the power goals.

    · Develop test cases for pre-silicon and post-silicon power use case validation and analysis.

    · Lead power optimization efforts in post-silicon to achieve power targets and improve SoC power models for next-gen SoCs.

    · Collaborate with SoC architecture, software, and product teams to evaluate and optimize SoC's power management architecture.

    · Interact with the design partner teams to communicate and align the implementation of SoC design from power perspective.

    · Innovate to improve pre-silicon prototyping and emulation efficiency through methodologies or tools.

Your Background:

  • · Master’s degree in electrical engineering, computer engineering or equivalent.

    · 8+ years of experience with ARM CPU based ASIC/SOC design.

    · Familiarity with power analysis EDA tools such as Voltus, Joules, PrimePower, etc., as well as their limitations..

    · Understanding of workloads to key SoC IPs and optimize the power.

    · Good understanding and experience in SoC's Power management concepts

    · Good understanding of the power management techniques in SoC architecture and implementation, such as DVFS, power gating, clock gating, and leakage optimization, for optimized power designs.

    · Experience with UPF 3.0 concepts and implementation

    · Knowledge of virtualization for mixed safety or real-time critical applications running on highly integrated SoC is desirable.

    · Strong Experience in Tcl, Perl, Python scripting

    · Experience with developing and executing pre-silicon power validation plans for SoC and IP.

    · Experience in supporting SoC debug and emulator/FPGA based validation is desirable.

    · Experience with emulation platforms (e.g., ZeBu, Palladium, and other FPGA base emulators) is desirable.

    · Experience with Verilog is desirable.

    · Strong written and verbal communication skills.

    · It’s a plus if you have automotive design experience.

Why join us?

  • You can grow at Aptiv. Whether you are working towards a promotion, stepping into leadership, considering a lateral career move, or simply expanding your network – you can do it here. Aptiv provides an inclusive work environment where all individuals can grow and develop, regardless of gender, ethnicity or beliefs.
  • You can have an impact. Safety is a core Aptiv value; we want a safer world for us and our children, one with: Zero fatalities, Zero injuries, Zero accidents.
  • You have support. Our team is our most valuable asset. We ensure you have the resources and support you need to take care of your family and your physical and mental health with a competitive health insurance package.

Your Benefits at Aptiv:

  • Hybrid and flexible working hours;
  • Higher Education Opportunities (UDACITY, UDEMY, COURSERA are available for your continuous growth and development);
  • Life  and accident insurance;
  • Sodexo cards for food and beverages
  • Well Being Program that includes regular workshops and networking events;
  • EAP Employee Assistance;
  • Access to fitness clubs (T&C apply);
  • Creche facility for working parents;

Apply today, and together let’s change tomorrow! 

#LI-PG1

Privacy Notice - Active Candidates: https://www.aptiv.com/privacy-notice-active-candidates

Aptiv is an equal employment opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, national origin, sex, gender identity, sexual orientation, disability status, protected veteran status or any other characteristic protected by law.

Organisation: 
Aptiv